Abstract. Sensitive measurement of the selfheating and mutual thermal coupling impedance of bipolar transistors is performed with a lowdistortion signal generator and a lock-in amplifier. Thermal impedance is extracted for several silicon-on-glass test structures. The extracted thermal impedances are fitted in the frequency domain to a rational complex function.
I. INTRODUCTION
Electro-thermal effects influence reliability and performance of semiconductor devices and circuits. Thermal issues are particularly important for bipolar RF technologies where very high current densities are combined with good electrical device isolation. Limited heat flow through the electrically isolating materials enhances electro-thermal effects, the analysis of which requires the extraction and modeling of thermal impedance networks both on a device and circuit level.
Characterization and modeling of the self-heating thermal impedance is well studied in the literature. Various extraction methods are proposed, which can be divided into DC, transient [l-51 and AC [6] techniques. It is, however, essential in RF circuit design to perform an overall electro-thermal analysis, in which not only self-heating but also mutual thermal coupling impedance is accounted for. A few techniques for extraction of the thermal coupling impedance have been reported [2, 7] .
In this paper an accurate and simple technique for extraction of self-heating and mutual thermal coupling impedances from AC data is presented. The measurements are performed in a frequency range from 1 Hz to 100 kHz by a low-distortion signal generator and a lock-in amplifier. After extraction, the frequency-sampled thermal impedances are fitted to the frequency transfer function, which can be directly adopted by electrical compact transistor models. Experimental implementation of the presented measurement technique, extraction procedure and modeling is performed on several bipolar test structures fabricated in silicon-on-glass NPN technology [SI.
THERMAL COUPLING IN MULTI-PORT STRUCTURES
In a multi-port system as shown in Fig. 1 each port represents either a single transistor as a part of an integrated circuit or a cell in a complex multi-cellular device. In both cases the number of ports can be very large. However, for the sake of simplicity, a two-port system is considered in the following.
The small signal two-port thermal impedance network in the complex domain can be defined as:
(1)
where ZTHll and ZT,,, are the self-heating thermal impedances, Z, , , , and ZTHzI the mutual thermal coupling impedances, PI and P2 the power dissipations, while fl and f2 are the temperatures at ports 1 and 2, respectively. A sensitive measurement procedure for the extraction of the thermal impedance coefficients is discussed in the following.
TEST STRUCTURES AND MEASUREMENT PROCEDURE
The test structures used here are shown in Fig. 2 . They are comprised of a pair of identical silicon-onglass bipolar NPN's with the emitter area A~= 2 0 x l p m ' [SI. In the measurement setup for extraction of Z, , , , , transistor DI is used as the heat source, while transistor D2 serves as the thermometer.
Each pair of transistors is placed in a trenched silicon island. There are two types of test structures: one where DI and D2 are junction isolated but thermally joined by a silicon region as in Fig. 2 (a) and another where this silicon is replaced by a trench filled with silicon-nitride as in Fig. 2(b) . Thus each of the latter devices is electrically isolated within a silicon island of size 0.64x10x23pm3. Distance d between DI and D2 is varied from 6 to 56 pm. Using these two types of test structures, information is gathered on the dependence of the thermal coupling on both the distance between the transistors and the thermal conductivity of the material connecting them. The details of the test structures are listed in Table I . A schematic of the measurement system is shown in Fig. 3 . Both DI and D2 are biased in a commonbase configuration with a forced constant emitter current. A Stanford Research DS360 ultra-lowdistortion function generator is used to bias the collector of DI: an offset DC voltage Vcs,=0.5 V is applied along with the AC signal of amplitude vCbl =O. 1 V at frequencyfi. The collector of transistor D2 is shorted to the base. The DC emitter currents of DI and D2 are set to IEI=l mA and PA. The current gain is much larger than unity so under this biasing condition transistor DI generates an AC power PI at frequency f , : is measured as shown in Fig. 3 (a) using a SR830 DSP lock-in amplifier. The TTL signal at frequency fK from the function generator is used as a reference input for the lock-in amplifier. The induced temperature oscillations 7, and 7, at D1 and D2, respectively, can be measured by using the baseemitter voltage at a fixed collector current as thermometer.
The experimentally-determined calibration curves are given in [9] . Afier compensating for the Early effect [lo], fidl (which can also be measured by the SR830) is converted into the temperature variation 7, by setting the baseemitter voltage temperature coefficient to a value of 1.5 m V K . Since the lock-in amplifier provides both the r.m.s. value and the phase of I/cpl and Cdl, the complex selfheating thermal impedance is determined as The change in V,, with temperature decreases as the collector current increases [9] and therefore a more sensitive measurement is achieved for low I,, values. The emitter current at D2 is chosen to be very small also because the power p2 should be kept negligible. The base-emitter voltage temperature of transistor D2 is, however, as low as 2.1 mV/K even though IE2 is set at only 1 pA. This means that microvolt voltage variations have to be detected at each frequency at which ? , is in the order of 1 mK.
The SR830 DSP lock-in amplifier is able to detect Veb2 signals with very small amplitudes at each frequency fK even when the signal is obscured by noise sources that are orders of magnitude larger ( Fig.  3(b) ). Using the calibration curves, the measured CebZ is converted into i, and the mutual thermal coupling impedance is found as: is almost the full frequency range of the available lock-in amplifier. The available frequency range is shown to be adequate to cover a significant part of ZTHZ1 (0 and a small part of 2THII (0. As displayed in Fig. 4 only low frequency values of ZTHll can be measured. The available frequency range proves to be too narrow for determining the frequency-dependent self-heating thermal impedance [2] and "faster" AC techniques have to be used [6] . r 
IV. Z7-,yzl EXTRACTION RESULTS
Fig . 5 shows the extracted magnitude of the mutual thermal coupling impedance iTrrzl for the test structures of Type 2.Thermal coupling between D1 and D2 is seen to be strongly influenced by the distance between the devices. Compared to 2a, the coupling in 2b and 2c is reduced by 65% and 80%, respectively. For devices of Type 1, that have a stronger thermal coupling, the reduction with distance is lower: compared to la, the thennal coupling in Ib and I C is reduced by 55% and 70%, respectively. The extraction results show that the electrically isolated devices from 2a are only 20% less thermally coupled than the corresponding l a devices. The difference grows higher if the distance d increases -it becomes 36% for d=36 pm and 43% for d=56 pm. This means that good thermal isolation of the devices of Type 2 can only be achieved with trenches of the order of 100 p m or wider, even though the pure electrical isolation is perfect at all distances. 6 shows the magnitude of 2TH21 that is extracted for the test structure l b at three different substrate temperatures: 22"C, 70°C and 1 10°C. The decrease in thermal impedance at the higher temperatures demonstrates the dominant role of the dielectrics and glass substrate on the thermal management. The thermal conductivities of these materials exhibit a positive temperature coefficient as compared to the negative value for silicon [ I I] . Nevertheless, the change in ZTH2, is not dramatic and the room temperature thermal impedance values can to a very good approximation be applied over a wide temperature range for the devices under test.
V. 27-,42l MODELING
The conventional approach to modeling the thermal coupling is to represent the thermal impedances by a network of lumped resistors and capacitors. This method is compatible with the standard circuit simulation techniques. In the case of the mutual multi-port thermal impedances the construction of an a priori lumped network topology is almost impossible. Moreover, the extraction is seriously complicated by the high correlation between the resistance and capacitance parameters. i=O with real poles and zeros. Besides the possibility of building up the corresponding time domain model using partial fraction decomposition of (4), it is also very attractive to directly employ the transfer function in circuit analysis using analog hardware description languages such as Verilog-A. The coefficients in (4) can be-conveniently evaluated using a linear leastsquare identification procedure [ 121 based on the over-determined system with unknown coefficients a; and 6, (i-=l,..,n), and where k=l,..,m (m is the number of sampled frequencies) and &=2nf~. 
VI. CONCLUSIONS
In this paper a procedure for extraction of the self-heating and mutual thermal coupling impedance of BJT's has been described. This novel approach uses the combination of a low-distortion signal generator and a lock-in amplifier to accurately measure AC signals in the 1 Hz-100 kHz frequency range that are orders of magnitude smaller than the noise. Resorting to this technique, measurable temperature variations triggered by an AC power excitation can be made small enough to avoid nonlinearities. Different types of test structures designed in silicon-on-glass bipolar technology have been measured and evaluated. The extracted thermal impedances are fitted in the frequency domain to a rational complex function. It has been demonstrated that a multi-pole model is required to describe the experimentally-measured mutual thermal impedance over a wide frequency range. 
